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Abstract—This paper presents novel architectures of multirate 
hybrid cascade continuous-time/discrete-time !"  modulators that 
take advantage of the potentially faster operation of the continuous-
time part of the circuit, while keep a reduced sampling operation of 
the back-end discrete-time stages. Compared to conventional 
multirate !"  modulators, the proposed architectures use a higher 
sampling rate in the front-end (continuous-time) stage of the 
modulator, whereas the back-end (discrete-time) stages operate at a 
lower rate. It is demonstrated that the intrinsic aliasing signal can 
be cancelled in the digital domain, with no additional analog 
hardware required. The resulting !"  topologies are potentially 
faster than conventional multirate !"  modulators, more power 
efficient than hybrid monorate architectures and more robust than 
cascade continuous-time implementations. The combination of these 
features results in a new class of !"  modulators, very suited for the 
implementation of analog-to-digital converters in the next 
generation of broadband wireless telecom systems. 
I. INTRODUCTION 
 !" Modulators (!"Ms) have been commonly used in the last 
years for the implementation of Analog-to-Digital Converters 
(ADCs) in a number of telecom systems implemented in mainstream 
nanometer CMOS technologies. Although Discrete-Time (DT) 
implementations – normally using Switched-Capacitor (SC) circuits – 
have been used by most reported state-of-the-art Integrated Circuits 
(ICs), the need of higher and higher data rates demands for 
unaffordable dynamic requirements of the operational amplifiers, 
what forces using low values of the OverSampling Ratio (OSR) – one 
of the main ingredients contributing to the performance of !"Ms [1]. 
Alternatively, Continuous-Time (CT) !"Ms can provide faster rates 
than their DT counterparts with relatively lower power consumption. 
However, CT-!"Ms are more sensitive than DT-!"Ms against some 
circuit non-idealities, such as element tolerances and clock jitter [2].  
The mentioned limitations can be partially solved by using the 
so-called Hybrid CT/DT !"Ms (H-!"Ms), in which some DT parts 
of the !"M – usually the front-end blocks – are replaced with CT 
circuits, thus providing faster operation and embedded anti-aliasing 
filtering, with reduced power consumption [3]-[10]. However, in 
spite of the mentioned advantages, the majority of reported H-!"M 
ICs [5]-[10] do not really exploit the capability of CMOS CT circuits 
to operate up to the GHz range with reasonable linearity [11], and 
hence to significantly increase the digitized signal bandwidth with 
medium-high values of OSR. This is due to the fact that the 
maximum sampling rate of H-!"Ms is indeed limited by the DT part 
of the system. A possible solution to alleviate this restriction could be 
using a different sampling frequency for each part (either CT or DT) 
of the H-!"M, i.e applying multirating [12]. 
The idea of using MultiRate !"Ms (MR-!"Ms) is not new and 
has been applied to both DT- and CT-!"Ms [12][13]. However, in 
both cases, the strategy consists of using a lower OSR in the front-
end blocks – where most of the power is consumed – and a higher 
OSR in the subsequent stages or blocks of the modulator – where the 
dynamic requirements can be relaxed. This approach has been 
recently applied to cascade H-!"Ms, by using double-sampling 
technique to implement the DT back-end stage more efficiently [14]. 
This paper presents a new concept of multirate cascade !"Ms 
that benefits of using a hybrid CT/DT implementation. The proposed 
cascade H-!"Ms use a higher OSR in the CT front-end stage 
whereas the remaining parts of the modulator – implemented using 
DT circuits – operate at lower values of OSR, thus relaxing the speed 
requirements of the corresponding SC integrators. The main 
drawback of this approach is that the downsampling operation of the 
back-end stages causes aliasing, what forces using an inter-stage 
Anti-Aliasing Filter (AAF). However, as demonstrated in this paper, 
the operation of the AAF can be translated into the digital domain, 
thus simplifying the analog part of the circuit. As a result, innovative 
multirate cascade H-!"Ms are synthesized, that can potentially 
achieve higher sampling rates than previously reported ones with no 
additional analog hardware required.  
II. CONVENTIONAL MULTIRATE CASCADE H-!"MS 
Fig. 1 shows the conceptual implementation of a cascade 2-stage1 
MultiRate Hybrid !"M (MR H-!"M). The circuit nature of the 
different modulator blocks, either CT or DT, as well as their 
corresponding sampling frequencies, fsi, are highlighted in the figure. 
The most common situation is that the front-end stage – operating at 
fs1 – is implemented using CT circuits, whereas the remaining i-th 
stages – sampled at fsi>fs1 – are based on DT circuits. The use of a 
complete CT stage (instead of just the front-end integrator) 
maximizes the embedded AAF [9], whereas takes advantage of both 
the relaxed dynamic requirements of the front-end CT circuitry as 
compared to their DT counterparts, and benefits from increasing 
                                                           
1 For the sake of simplicity, the architectures under study in this paper focus 
on 2-stage cascade topologies. However, as will be shown in Section III, this 
analysis can be extended to more general cascade N-stage !"Ms. 
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values of OSR in the (DT) back-end stages – where the speed 
requirements are less demanding than in the front-end ones [12]-[14]. 
The operation behind the modulator in Fig. 1 is conceptually the 
same as in a conventional monorate cascade !"M. All stage outputs 
are combined by the Digital Cancellation Logic (DCL) transfer 
functions so that ideally only the quantization error of the last stage 
remains, and it is shaped by a Noise Transfer Function (NTF) whose 
order, L, is the sum of the orders of all stages in the cascade, Li. Thus, 
assuming a linear model for the quantizers, it can be shown that the 
In-Band Noise (IBN) power at the output of an N-stage cascade MR 
!"M is given by [12]: 
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 (1) 
where OSRi=fsi/(2Bw) stands for the oversampling ratio of the i-th 
stage, and Bw is the input signal bandwidth.  Note that considering 
that all OSRi are equal to OSR, the expression in (1) becomes the 
same as in the case of a monorate cascade !"M. The benefit of using 
lower values of OSR in the front-end CT stage is useful when the 
subsequent DT stages can operate at high enough OSRs. However, in 
spite of their less demanding speed requirements,  the use of high 
values of OSR in the back-end stages is not practical when digitizing 
wideband signals, in the order of 10-100 MHz. In such a case, 
sampling rates in the order of GHz may be necessary in order to 
digitize such signals with low-medium effective resolutions (8-10 
bits). In such a case, the use of back-end SC stages may not be 
practical because of the prohibitive values of the required Gain 
BandWidth (GBW) of the corresponding operational amplifiers. An 
alternative solution could be implementing a complete CT cascade 
MR !"M [13]. However, this is less robust in practice as a 
consequence of the sensitivity of cascade CT-!"Ms to circuit 
element tolerances, which is particularly critical in the case of 
nanometer CMOS implementations [4]. 
III. PROPOSED MULTIRATE CASCADE H-!"MS 
The mentioned problems of MR H- !"Ms, can be alleviated if the 
concept of multirating is redefined just in the opposite way as was 
conceived, i.e going from an upsampling multirate system – in which 
the front-end stage rate is increased in the subsequent stages – to a 
downsampling multirate system – in which the front-end (CT) stage 
operates at the highest sampling rate, thus benefiting from their 
potentially faster operation.  
A. From upsampling to downsampling MR H-!"Ms 
Fig. 2(a) shows a conceptual block diagram of the proposed 
downsampling cascade 2-stage MR H-!"M. As the back-end (DT) 
stage operates at a lower rate than the front-end (CT) stage, an inter-
stage (analog) AAF is needed in order to avoid aliasing. In practice, 
this block can be embedded in a SC implementation of the back-end 
integrators as suggested in [15]. Taking advantage of the DT-CT 
equivalence [2], the analysis of Fig.2(a) can be done starting from a 
complete DT- implementation of the MR !"M. The resulting hybrid 
CT/DT architecture can be easily synthesized by using a DT-to-CT 
transformation method [3][4]. Thus, assuming an ideal AAF transfer 
function, HLP (z)  – i.e a complete cancellation of the aliased signal components – the Z-transform of the modulator output is given by: 
 
Y (z) ! STF1(z)DCL1(z)X (z)+ NTF1(z)DCL1E1(z)
!STF2 (z
1/r )HLP (z)DCL2 (z)E1,DS-US + NTF2 (z
1/r )DCL2 E2,US
  (2) 
where  r ! fs2 / fs1 ! OSR2 / OSR1 ;  
STF1,2 (z) and 
NTF1,2 (z) stand for 
the Signal- and Noise Transfer Functions of the first- and second- 
stages of the modulator, respectively; 
 
E1,2 (z) represents the Z-
transform of the quantization error; and the subscripts DS and US 
denote respectively that an operation of DownSampling and 
UpSampling have been applied to 
 
E1,2 (z) . 
Note from (2) that, as a consequence of both DS and US 
operations performed over  E1(z) , this error cannot be completely cancelled since, theoretically, 
 
E1(z) ! E1,DS-US (z) . This problem can 
be solved by applying the same signal processing to E1(z) in both the analog and the digital domain, as illustrated in Fig. 2(b). In this case, 
the Z-transform of the modulator output can be written as: 
 
Y (z) ! STF1(z)HLP1(z)DCL1(z)X DS!US (z)+
+NTF1(z)HLP1(z)DCL1E1,DS-US
!STF2 (z
1/r )HLP2 (z)DCL2 (z)E1,DS-US + NTF2 (z
1/r )DCL2 E2,US
 (3) 
It is shown from (3) that E1(z) can be cancelled if 
 
HLP1(z) = HLP2 (z);
DCL1(z) = STF2 (z
1/r ); DCL2 (z) = NTF1(z)
 (4) 
Assuming  
 
STF1,2 (z) = z
!L1,2 and 
 
NTF1,2 (z) = (1! z
!1 )L1,2 , it can 
be shown that the IBN power at the output of Fig. 2(b) is given by: 
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 (5) 
which results in the same expression as a monorate case when  r = 1 . 
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Figure 1. Block diagram of a conventional cascade MR H-!"M. 
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(b) 
Figure 2. Proposed downsampling cascade (2-stage) MR H-!"Ms.  
(a) Conceptual block diagram. (b) Including digital AAF. 
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B. Practical implementation of the proposed architecture 
Note  from (4) that, in order to get a correct performance of the 
modulator in Fig. 2(b), a perfect matching is required between the 
analog and the digital versions of HLP (z) , i.e  HLP1(z) and  HLP2 (z) , respectively. This matching requirement cannot be obtained in 
practice, thus resulting in a residual error that degrade the effective 
resolution of the modulator. This problem can be solved by using the 
proposed cascade MR H-!"M shown in Fig. 3(a). In this case, as the 
inter-stage (analog) AAF has been removed, the error signal,  E1  – which is sampled at the second-stage – will have aliased components 
at multiples of  fs2 . This can be expressed in the Z-domain as: 
 
 
E1(z) = r E1(z
r e j2!kr )
k=0
1/r"1
#  (6) 
Note that, the aliased components are indeed additional 
quantization error components, and therefore, they can be also 
cancelled by properly designing the digital functions
 
H1,2 (z) for a 
given value of  r . Thus, in the case of  r = 1/ 2 and  r = 1/ 4 , it can be 
shown that both E1 and its corresponding alias signal can be cancelled if the following condition is satisfied:  
 
H1 = H2 =
NTF1(!z) (r = 1/ 2)
NTF1(ze
j" /2 )NTF1(!z)NTF1(ze
j3" /2 ) (r = 1/ 4)
#
$
%
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 (7) 
Following the same procedure as in previous sections, it can be 
shown that the IBN at the output of the modulator in Fig. 3(a), is 
given by (5). However, on the contrary to the modulator in Fig. 2(b), 
the modulator in Fig. 3(a) does not need any additional analog block 
as compared to a conventional cascade H-!"M. Moreover, the 
cancellation condition in (7) is completely performed in the digital 
domain, instead of the analog domain as in (4), thus making the 
implementation of Fig. 3(a) more robust in practice. 
C. Extension to N-stages and synthesis of DS MR H-!"Ms 
The concept of downsampling multirate H- !"Ms can be 
extended to a cascade of N stages as illustrated in Fig. 3(b), where the 
front-end (CT) stage is sampled at  fs1 and the remaining N-1 stages are sampled at  fs2 < fs1 . Thus, in the more general case, the quantization error of the front-end stage (including its aliasing 
component) can be completely cancelled  if  Hi (z)  are all equal and satisfy the condition in (7). In such a case, and assuming 
 NTF1(z) = (1! z
!1 )L1 , eq. (7) transforms into  
 
 
H1(z) = H2 (z) =…= HN (z) = z
!k
k=0
1/r!1
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 (8) 
and the IBN at the output of the modulator in Fig. 3(b) is given by: 
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  (9)  
It is interesting to compare the above expression with the one 
obtained for a conventional multirate – given in (1). Thus, assuming 
that OSR i = OSR2  for  N ! i > 2 it can be shown that: 
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where 
 
rDS,US  and  
OSR1DS,2US  stand for the value of  r  and  
OSR1,2 for 
the downsampling and upsampling MR H-!"M cases, respectively2. 
Assuming 
 
OSR1DS,2US = OSR2US    and      
rDS = 1/ rUS , it is shown that 
expression in (10) reduces to  rDS
2( 2 L1!L!1/2 ) , meaning that the proposed 
architecture is better than the conventional one if  L1 > L / 2 +1 . However, if we consider 
 
OSR1DS = kOSROSR2US  with 
 kOSR = 1 / rDS = rUS > 1 , eq. (10) gives  rDS
4 L1 < 1 . That is, the proposed 
architecture achieves a better effective resolution than a conventional 
multirate architecture if we assume that the maximum value of OSR, 
i.e the OSR of the CT stage, is larger than the maximum OSR of the 
conventional one. This condition is indeed very common in practice 
since the CT front-end stage is potentially faster than the SC ones. 
IV. EXAMPLES AND SIMULATION RESULTS 
As an illustration of the proposed methodology, Fig. 4 shows the 
block diagram of two DS MR cascade H-!"Ms: 2-1 (Fig. 4(a)) and 
2-2 (Fig. 4(b)). In all cases, the modulators have been synthesized 
starting from a complete DT topology and applying a DT-to-CT 
transformation to the front-end stage. These modulators have been 
simulated using SIMSIDES, a time-domain behavioral simulator for 
!"Ms [16] in order to verify the proposed methodology and 
architectures. As an illustration, Fig. 5 depicts the output spectra of 
the modulators in Fig. 4 for different values of  r , showing the 
variation of the notch frequency associated to the multirate operation.  
Fig. 6 represents IBN vs. OSR for different values of  r and the 
number of bits of the internal quantizers (B), showing a good 
agreement between simulations and theoretical predictions. The 
impact of main circuit errors has been also considered. As an 
example, Fig. 7 shows a 500-sample Montecarlo simulation of the 
modulators in Fig. 4 for different values of r, considering a standard 
deviation of 1% in all analog coefficients. The IBN degradation is 
similar to the one obtained in conventional cascade !"Ms [1]. 
CONCLUSIONS 
A new concept of multirate hybrid (CT/DT) cascade !"M has 
been presented. Contrary to conventional multirate architectures, the 
proposed !"M topologies use the highest sampling rate at the (CT) 
                                                           
2 Note from the definition of r that  rDS < 1 and  rUS > 1 . 
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(b) 
Figure 3. Proposed downsampling MR H-!"M without analog AAF. (a) 
2-stage cascade. (b) Generic N-stage cascade topology. 
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front-end stage of the modulator instead of the back-end one. This 
approach exploits the potential capability of CT circuits to operate at 
higher frequencies, whereas relaxes the speed requirements of the DT 
parts of the modulator. The main drawback comes from the aliasing 
due to the implicit downsampling operation that takes place between 
the front-end and subsequent stages of the modulator. This problem is 
circumvented by properly designing the digital cancellation logic of 
the modulator, without needing any extra analog circuits as compared 
to conventional cascade !"Ms. The resulting H-!"Ms are potentially 
faster and more power efficient than conventional multirate 
modulators, being a promising approach to digitize 10-100MHz 
signals with medium-high resolutions.  
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Figure 5. Output spectra of the modulators in Fig. 4: (a) 2-1. (b) 2-2.  
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Figure 4. Examples of the proposed DS MR cascade H-!"Ms:  
(a) 2-1 architecture. (b) 2-2 architecture. 
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Figure 6. IBN vs. OSR for different values of r and B: 
(a) Modulator in Fig. 4(a). (b) Modulator in Fig. 4(b). 
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Figure 7. MonteCarlo Simulation of Fig. 4 for:  
(a) OSR1=8, r=1/2. (b) OSR1=16, r=1/4. 
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